



MOSFET Transistor

Structure and I/V Characteristics

Dr. Alaa El-Din Hussein

March 21, 2008



Outline

- 1 Enhancement NMOS Structure
- 2 Qualitative I/V C/Cs
- 3 I/V C/Cs
- 4 Depletion NMOS Transistor
- 5 Enhancement PMOS Transistor
- 6 CMOS



Outline

1 Enhancement NMOS Structure

2 Qualitative I/V C/Cs


3 I/V C/Cs

4 Depletion NMOS Transistor


5 Enhancement PMOS Transistor

6 CMOS

Enhancement NMOS Structure



(a)



(b)




(c)


Notes

- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form PN junctions with substrate.
- V_{SB} , V_{DS} , and V_{GS} always positive during normal operation.
- V_{SB} always $< V_{DS}$ and V_{GS} to reverse bias PN junctions

Enhancement NMOS Structure



(a)



(b)




(c)


Notes

- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form PN junctions with substrate.
- V_{SB} , V_{DS} , and V_{GS} always positive during normal operation.
- V_{SB} always $< V_{DS}$ and V_{GS} to reverse bias PN junctions

Enhancement NMOS Structure



(a)



(b)




(c)


Notes

- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form PN junctions with substrate.
- V_{SB} , V_{DS} , and V_{GS} always positive during normal operation.
- V_{SB} always $< V_{DS}$ and V_{GS} to reverse bias PN junctions

Enhancement NMOS Structure



(a)



(b)




(c)


Notes

- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form PN junctions with substrate.
- V_{SB} , V_{DS} , and V_{GS} always positive during normal operation.
- V_{SB} always $< V_{DS}$ and V_{GS} to reverse bias PN junctions

Enhancement NMOS Structure



(a)



(b)



(c)

Notes

- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form PN junctions with substrate.
- V_{SB} , V_{DS} , and V_{GS} always positive during normal operation.
- V_{SB} always $< V_{DS}$ and V_{GS} to reverse bias PN junctions



Outline

1 Enhancement NMOS Structure

2 Qualitative I/V C/Cs

3 I/V C/Cs

4 Depletion NMOS Transistor


5 Enhancement PMOS Transistor

6 CMOS



Qualitative I/V Characteristics

Gate Voltage equals zero




Notes

- $V_{GS} \ll V_{TN}$ (Threshold Voltage): Two back-to-back diodes exist in series between source and drain. Only small leakage current flows.
- Please note: In the text-book V_t is used for the threshold voltage to avoid confusion with the thermal voltage (V_T). We will use either V_t or (V_{TN} (n-device) and V_{TP} (P device))
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Gate Voltage equals zero




Notes

- $V_{GS} \ll V_{TN}$ (Threshold Voltage): Two back-to-back diodes exist in series between source and drain. Only small leakage current flows.
- Please note: In the text-book V_t is used for the threshold voltage to avoid confusion with the thermal voltage (V_T). We will use either V_t or (V_{TN} (n-device) and V_{TP} (P device))
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Gate Voltage equals zero



Notes


- $V_{GS} \ll V_{TN}$ (Threshold Voltage): Two back-to-back diodes exist in series between source and drain. Only small leakage current flows.
- Please note: In the text-book V_t is used for the threshold voltage to avoid confusion with the thermal voltage (V_T). We will use either V_t or (V_{TN} (n-device) and V_{TP} (P device))

■ $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Gate Voltage equals zero




Notes

- $V_{GS} \ll V_{TN}$ (Threshold Voltage): Two back-to-back diodes exist in series between source and drain. Only small leakage current flows.
- Please note: In the text-book V_t is used for the threshold voltage to avoid confusion with the thermal voltage (V_T). We will use either V_t or (V_{TN} (n-device) and V_{TP} (P device))
- $i_B=0$ and $i_G=0$.

Qualitative I/V Characteristics

Sub-Threshold Operation $V_{GS} < V_{TN}$




Notes

- $V_{GS} < V_{TN}$: Depletion region formed under gate merges with source and drain depletion regions.
- No current flows between source and drain.
- $i_B = 0$ and $i_G = 0$.

Qualitative I/V Characteristics

Sub-Threshold Operation $V_{GS} < V_{TN}$




Notes

- $V_{GS} < V_{TN}$: Depletion region formed under gate merges with source and drain depletion regions.
- No current flows between source and drain.
- $i_B = 0$ and $i_G = 0$.



Qualitative I/V Characteristics

Sub-Threshold Operation $V_{GS} < V_{TN}$




Notes

- $V_{GS} < V_{TN}$: Depletion region formed under gate merges with source and drain depletion regions.
- No current flows between source and drain.
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Sub-Threshold Operation $V_{GS} < V_{TN}$




Notes

- $V_{GS} < V_{TN}$: Depletion region formed under gate merges with source and drain depletion regions.
- No current flows between source and drain.
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Threshold Operation $V_{GS} > V_{TN}$




Notes

- $V_{GS} > V_{TN}$: Channel formed between source and drain.
- If $v_{DS} > 0$, finite i_D flows from drain to source.
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Threshold Operation $V_{GS} > V_{TN}$




Notes

- $V_{GS} > V_{TN}$: Channel formed between source and drain.
- If $v_{DS} > 0$, finite i_D flows from drain to source.
- $i_B=0$ and $i_G=0$.

Qualitative I/V Characteristics

Threshold Operation $V_{GS} > V_{TN}$




Notes

- $V_{GS} > V_{TN}$: Channel formed between source and drain.
- If $v_{DS} > 0$, finite i_D flows from drain to source.
- $i_B=0$ and $i_G=0$.



Qualitative I/V Characteristics

Threshold Operation $V_{GS} > V_{TN}$




Notes

- $V_{GS} > V_{TN}$: Channel formed between source and drain.
- If $v_{DS} > 0$, finite i_D flows from drain to source.
- $i_B=0$ and $i_G=0$.



NMOS Enhancement I/V Characteristics

Linear (Triode) Region



$$i_D = K_n \left(v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS}$$


where, $K_n = K'_n W/L$, $K'_n = \mu_n C_{ox} (A/V^2)$, $C_{ox} = \epsilon_{ox} / T_{ox}$, ϵ_{ox} = oxide permittivity (F/cm), T_{ox} = oxide thickness (cm)

- Channel current is drift
- Output characteristics appear to be linear.
- FET behaves like a gate-source voltage-controlled resistor between source and drain with $R_{on} = \frac{1}{K'_n \frac{W}{L} (V_{GS} - V_{TN})}$



NMOS Enhancement I/V Characteristics

Linear (Triode) Region



$$i_D = K_n \left(v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS}$$


where, $K_n = K'_n W/L$, $K'_n = \mu_n C_{ox} (A/V^2)$, $C_{ox} = \epsilon_{ox} / T_{ox}$, ϵ_{ox} = oxide permittivity (F/cm), T_{ox} = oxide thickness (cm)

- Channel current is drift
- Output characteristics appear to be linear.
- FET behaves like a gate-source voltage-controlled resistor between source and drain with $R_{on} = \frac{1}{K'_n \frac{W}{L} (V_{GS} - V_{TN})}$



NMOS Enhancement I/V Characteristics

Linear (Triode) Region



$$i_D = K_n \left(v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS}$$

where, $K_n = K'_n W/L$, $K'_n = \mu_n C_{ox} (A/V^2)$, $C_{ox} = \epsilon_{ox} / T_{ox}$, ϵ_{ox} = oxide permittivity (F/cm), T_{ox} = oxide thickness (cm)


Channel current is drift

- Output characteristics appear to be linear.
- FET behaves like a gate-source voltage-controlled resistor between source and drain with $R_{on} = \frac{1}{K'_n \frac{W}{L} (V_{GS} - V_{TN})}$



NMOS Enhancement I/V Characteristics

Linear (Triode) Region



$$i_D = K_n \left(v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS}$$


where, $K_n = K'_n W / L$, $K'_n = \mu_n C_{ox} (A/V^2)$, $C_{ox} = \epsilon_{ox} / T_{ox}$, ϵ_{ox} = oxide permittivity (F/cm), T_{ox} = oxide thickness (cm)

- Channel current is drift
- Output characteristics appear to be linear.
- FET behaves like a gate-source voltage-controlled resistor between source and drain with $R_{on} = \frac{1}{K'_n \frac{W}{L} (V_{GS} - V_{TN})}$



NMOS Enhancement I/V Characteristics

Linear (Triode) Region



$$i_D = K_n \left(V_{GS} - V_{TN} - \frac{V_{DS}}{2} \right) V_{DS}$$


where, $K_n = K'_n W / L$, $K'_n = \mu_n C_{ox} (A/V^2)$, $C_{ox} = \epsilon_{ox} / T_{ox}$, ϵ_{ox} = oxide permittivity (F/cm), T_{ox} = oxide thickness (cm)

- Channel current is drift
- Output characteristics appear to be linear.
- FET behaves like a gate-source voltage-controlled resistor between source and drain with $R_{on} = \frac{1}{K'_n \frac{W}{L} (V_{GS} - V_{TN})}$




NMOS Enhancement I/V Characteristics

Example: Voltage-Controlled Attenuator



(a)



(b)


Example

- Calculate v_o , given $K_n = 500 \mu A/V^2$, $V_{TN} = 1V$, $R = 2k\Omega$, $V_{GG} = 1.5V$ and $v_s = 0.5V$
- Using VDR we can write: $\frac{v_o}{v_s} = \frac{R_{on}}{R_{on} + R} = \frac{1}{1 + K_n R (V_{GG} - V_{TN})}$
- Substitute by the given values: $v_o = \frac{0.5}{1 + 500 \frac{\mu A}{V^2} (2000\Omega)(1.5 - 1)V} = 0.33V$




NMOS Enhancement I/V Characteristics

Example: Voltage-Controlled Attenuator



(a)



(b)

Example

- Calculate v_o , given

$K_n = 500 \mu\text{A}/\text{V}^2$, $V_{TN} = 1\text{V}$, $R = 2\text{k}\Omega$, $V_{GG} = 1.5\text{V}$ and $v_s = 0.5\text{V}$


- Using VDR we can write: $\frac{v_o}{v_s} = \frac{R_{on}}{R_{on} + R} = \frac{1}{1 + K_n R (V_{GG} - V_{TN})}$

- Substitute by the given values: $v_o = \frac{0.5}{1 + 500 \frac{\mu\text{A}}{\text{V}^2} (2000\Omega)(1.5 - 1)\text{V}} = 0.33\text{V}$




NMOS Enhancement I/V Characteristics

Example: Voltage-Controlled Attenuator



(a)



(b)

Example

- Calculate v_o , given

$K_n = 500 \mu\text{A}/\text{V}^2$, $V_{TN} = 1\text{V}$, $R = 2\text{k}\Omega$, $V_{GG} = 1.5\text{V}$ and $v_s = 0.5\text{V}$



- Using VDR we can write: $\frac{v_o}{v_s} = \frac{R_{on}}{R_{on} + R} = \frac{1}{1 + K_n R (V_{GG} - V_{TN})}$

- Substitute by the given values: $v_o = \frac{0.5}{1 + 500 \frac{\mu\text{A}}{\text{V}^2} (2000\Omega)(1.5 - 1)\text{V}} = 0.33\text{V}$



NMOS Enhancement I/V Characteristics

Example: Voltage-Controlled Attenuator




Example

- Calculate v_o , given $K_n = 500 \mu A/V^2$, $V_{TN} = 1V$, $R = 2k\Omega$, $V_{GG} = 1.5V$ and $v_s = 0.5V$
- Using VDR we can write: $\frac{v_o}{v_s} = \frac{R_{on}}{R_{on} + R} = \frac{1}{1 + K_n R (V_{GG} - V_{TN})}$
- Substitute by the given values: $v_o = \frac{0.5}{1 + 500 \frac{\mu A}{V^2} (2000\Omega)(1.5 - 1)V} = 0.33V$

NMOS Enhancement I/V Characteristics


Linear (Triode) Region



- If v_{DS} is small the channel (inversion layer) will be uniform and the transistor will be in the linear or triode region as studied before.

NMOS Enhancement I/V Characteristics

Linear (Triode) Region




- If v_{DS} is small the channel (inversion layer) will be uniform and the transistor will be in the linear or triode region as studied before.



NMOS Enhancement I/V Characteristics

$$V_{DS} = V_{Dsat} = V_{GS} - V_{TN}$$




- If V_{DS} is increased the channel (inversion layer) will be tapered near the drain and it will disappear when $V_{DS} = V_{Dsat} = V_{GS} - V_{TN}$.



NMOS Enhancement I/V Characteristics

$$V_{DS} = V_{Dsat} = V_{GS} - V_{TN}$$




- If V_{DS} is increased the channel (inversion layer) will be tapered near the drain and it will disappear when $V_{DS} = V_{Dsat} = V_{GS} - V_{TN}$.



NMOS Enhancement I/V Characteristics

Saturation Region




- If v_{DS} increases above triode region limit, channel region disappears, also said to be pinched-off.
- Current saturates at constant value, independent of v_{DS} .
- Saturation region operation mostly used for analog amplification.
- The current will be given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2$



NMOS Enhancement I/V Characteristics


Saturation Region



- If v_{DS} increases above triode region limit, channel region disappears, also said to be pinched-off.
- Current saturates at constant value, independent of v_{DS} .
- Saturation region operation mostly used for analog amplification.
- The current will be given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2$

NMOS Enhancement I/V Characteristics


Saturation Region



- If v_{DS} increases above triode region limit, channel region disappears, also said to be pinched-off.
- Current saturates at constant value, independent of v_{DS} .
- Saturation region operation mostly used for analog amplification.
- The current will be given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2$

NMOS Enhancement I/V Characteristics


Saturation Region



- If v_{DS} increases above triode region limit, channel region disappears, also said to be pinched-off.
- Current saturates at constant value, independent of v_{DS} .
- Saturation region operation mostly used for analog amplification.
- The current will be given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2$

NMOS Enhancement I/V Characteristics

Saturation Region




- If v_{DS} increases above triode region limit, channel region disappears, also said to be pinched-off.
- Current saturates at constant value, independent of v_{DS} .
- Saturation region operation mostly used for analog amplification.
- The current will be given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2$



NMOS Enhancement I/V Characteristics

$I_D - V_{DS}$ Characteristics




- The current is given by: $i_D = K'_n \frac{W}{L} \left(v_{GS} - V_t - \frac{v_{DS}}{2} \right) v_{DS}$ for $v_{GS} - V_t \geq v_{DS} \geq 0$
- The current is given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_t)^2$ for $v_{GS} - V_t \leq v_{DS}$



NMOS Enhancement I/V Characteristics

$I_D - V_{DS}$ Characteristics




- The current is given by: $i_D = K'_n \frac{W}{L} \left(v_{GS} - V_t - \frac{v_{DS}}{2} \right) v_{DS}$ for $v_{GS} - V_t \geq v_{DS} \geq 0$

- The current is given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_t)^2$ for $v_{GS} - V_t \leq v_{DS}$



NMOS Enhancement I/V Characteristics

$I_D - V_{DS}$ Characteristics




- The current is given by: $i_D = K'_n \frac{W}{L} \left(v_{GS} - V_t - \frac{v_{DS}}{2} \right) v_{DS}$ for $v_{GS} - V_t \geq v_{DS} \geq 0$
- The current is given by: $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_t)^2$ for $v_{GS} - V_t \leq v_{DS}$



NMOS Enhancement I/V Characteristics

Channel Length Modulation



Notes


- As v_{DS} increases above v_{DSAT} , the length of the depleted channel beyond pinch-off point, ΔL , increases and actual L decreases.
- i_D increases slightly with v_{DS} instead of being constant.
- To include this effect the current at saturation may be rewritten as:

$$i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$$
 where λ is called channel length modulation parameter.
- In other words the output resistance at saturation will be finite equals $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics

Channel Length Modulation



Notes


- As v_{DS} increases above v_{DSAT} , the length of the depleted channel beyond pinch-off point, ΔL , increases and actual L decreases.
- i_D increases slightly with v_{DS} instead of being constant.
- To include this effect the current at saturation may be rewritten as:

$$i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$$
 where λ is called channel length modulation parameter.
- In other words the output resistance at saturation will be finite equals $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics

Channel Length Modulation



Notes


- As v_{DS} increases above v_{DSAT} , the length of the depleted channel beyond pinch-off point, ΔL , increases and actual L decreases.
- i_D increases slightly with v_{DS} instead of being constant.
- To include this effect the current at saturation may be rewritten as:

$$i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$$
 where λ is called channel length modulation parameter.
- In other words the output resistance at saturation will be finite equals $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics


Channel Length Modulation



Notes


- As v_{DS} increases above v_{DSAT} , the length of the depleted channel beyond pinch-off point, ΔL , increases and actual L decreases.
- i_D increases slightly with v_{DS} instead of being constant.
- To include this effect the current at saturation may be rewritten as:

$$i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$$
 where λ is called channel length modulation parameter.
- In other words the output resistance at saturation will be finite equals $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics

Channel Length Modulation



Notes


- As v_{DS} increases above v_{DSAT} , the length of the depleted channel beyond pinch-off point, ΔL , increases and actual L decreases.
- i_D increases slightly with v_{DS} instead of being constant.
- To include this effect the current at saturation may be rewritten as:

$$i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$$
 where λ is called channel length modulation parameter.
- In other words the output resistance at saturation will be finite equals $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics

Effect of Channel Length Modulation on $I_D - V_{DS}$




Notes

- i_D increases slightly with v_{DS} instead of being constant.
- $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$.
- Output resistance = $\frac{1}{\lambda \cdot i_D}$.



NMOS Enhancement I/V Characteristics

Effect of Channel Length Modulation on $I_D - V_{DS}$



Notes

- i_D increases slightly with v_{DS} instead of being constant.
- $i_D = \frac{K'_n}{2} \frac{W}{L} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$.
- Output resistance = $\frac{1}{\lambda \cdot I_D}$.



NMOS Enhancement I/V Characteristics

Saturation Large Signal Model




Figure: No Channel Length Modulation





Figure: No Channel Length Modulation



NMOS Enhancement I/V Characteristics

Body Effect or Substrate Sensitivity




Notes

- Non-zero v_{SB} changes threshold voltage.
- This substrate sensitivity may be modeled by modeled by:

$$V_{TN} = V_{TO} + \gamma (\sqrt{v_{SB} + 2\phi_F} - \sqrt{2\phi_F})$$
 Where: V_{TO} is the zero substrate bias for V_{TN} (V), γ is the body-effect parameter (\sqrt{V}), and $2\phi_F$ is the surface potential parameter (V)

NMOS Enhancement I/V Characteristics

Body Effect or Substrate Sensitivity



Notes


- Non-zero v_{SB} changes threshold voltage.
- This substrate sensitivity may be modeled by modeled by:

$$V_{TN} = V_{TO} + \gamma (\sqrt{v_{SB} + 2\phi_F} - \sqrt{2\phi_F})$$
 Where: V_{TO} is the zero substrate bias for V_{TN} (V), γ is the body-effect parameter (\sqrt{V}), and $2\phi_F$ is the surface potential parameter (V)



NMOS Enhancement I/V Characteristics

Body Effect or Substrate Sensitivity



Notes

- Non-zero v_{SB} changes threshold voltage.
- This substrate sensitivity may be modeled by modeled by:


$$V_{TN} = V_{TO} + \gamma (\sqrt{v_{SB} + 2\phi_F} - \sqrt{2\phi_F})$$
 Where: V_{TO} is the zero substrate bias for V_{TN} (V), γ is the body-effect parameter (\sqrt{V}), and $2\phi_F$ is the surface potential parameter (V)

Outline

- 1 Enhancement NMOS Structure
- 2 Qualitative I/V C/Cs
- 3 I/V C/Cs
- 4 Depletion NMOS Transistor
- 5 Enhancement PMOS Transistor
- 6 CMOS

NMOS Depletion Mode Transistor

Device Structure




Notes

- NMOS transistors with $V_{TN} \leq 0$
- Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.

NMOS Depletion Mode Transistor

Device Structure




Notes

- NMOS transistors with $V_{TN} \leq 0$
- Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

Device Structure




Notes

- NMOS transistors with $V_{TN} \leq 0$
- Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.

NMOS Depletion Mode Transistor

Device Structure





Notes

- NMOS transistors with $V_{TN} \leq 0$
- Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

$I_D - V_{GS}$ (Input) Characteristics





Notes

- $V_{TN} \leq 0$
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

$I_D - V_{GS}$ (Input) Characteristics





Notes

- $V_{TN} \leq 0$
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

$I_D - V_{DS}$ (Output) Characteristics





Notes

- $V_{TN} = -4$ in this example
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

$I_D - V_{DS}$ (Output) Characteristics




Notes

- $V_{TN} = -4$ in this example
- Non-zero drain current for $v_{GS} = 0$, negative $v_{GS} = 0$ required to turn device off.



NMOS Depletion Mode Transistor

$I_D - V_{GS}$ Characteristics Comparison




Notes

- V_t is positive for Enhancement NMOS and Depletion PMOS
- V_t is negative for Depletion NMOS and Enhancement PMOS
- Non-zero drain current for $v_{GS} = 0$ for Depletion transistors (Normally ON).



NMOS Depletion Mode Transistor

$I_D - V_{GS}$ Characteristics Comparison



Notes

- V_t is positive for Enhancement NMOS and Depletion PMOS
- V_t is negative for Depletion NMOS and Enhancement PMOS
- Non-zero drain current for $v_{GS} = 0$ for Depletion transistors (Normally ON).





Outline

- 1 Enhancement NMOS Structure
- 2 Qualitative I/V C/Cs
- 3 I/V C/Cs
- 4 Depletion NMOS Transistor
- 5 Enhancement PMOS Transistor**
- 6 CMOS

Enhancement PMOS Transistor

Device Structure





Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < v_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative



Enhancement PMOS Transistor

Device Structure





Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < V_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative



Enhancement PMOS Transistor

Device Structure





Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < V_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative



Enhancement PMOS Transistor

Device Structure





Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < V_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative



Enhancement PMOS Transistor

Device Structure





Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < v_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative

Enhancement PMOS Transistor

Device Structure




Notes

- P-type source and drain regions in n-type substrate.
- $v_{GS} < 0$ required to create p-type inversion layer in channel region
- For current flow, $v_{GS} < V_{TP}$
- To maintain reverse bias on source-substrate and drain-substrate junctions, $v_{SB} < 0$ and $v_{DB} < 0$
- Positive bulk-source potential causes V_{TP} to become more negative



Enhancement PMOS Transistor

$I_D - V_{DS}$ (Output) Characteristics




Notes

- For $V_{GS} \geq V_{TP}$ or ($V_{SG} \leq |V_{TP}|$) the transistor is off.
- For more negative v_{GS} , drain current increases in magnitude.
- PMOS equations are the same as NMOS. However, we have to invert suffixes and use $|V_{TP}|$ instead of $|V_{TN}|$ as V_{TP} is -ve. Also, K'_n is replaced by $K'_p = \mu_p \hat{C}_{ox}$



Enhancement PMOS Transistor

$I_D - V_{DS}$ (Output) Characteristics




Notes

- For $V_{GS} \geq V_{TP}$ or $(V_{SG} \leq |V_{TP}|)$ the transistor is off.
- For more negative v_{GS} , drain current increases in magnitude.
- PMOS equations are the same as NMOS. However, we have to invert suffixes and use $|V_{TP}|$ instead of $|V_{TN}|$ as $|V_{TP}|$ is -ve. Also, K'_n is replaced by $K'_p = \mu_p \hat{C}_{ox}$



Enhancement PMOS Transistor

$I_D - V_{DS}$ (Output) Characteristics




Notes

- For $V_{GS} \geq V_{TP}$ or ($V_{SG} \leq |V_{TP}|$) the transistor is off.
- For more negative v_{GS} , drain current increases in magnitude.
- PMOS equations are the same as NMOS. However, we have to invert suffixes and use $|V_{TP}|$ instead of $|V_{TN}|$ as $|V_{TP}|$ is -ve. Also, K'_n is replaced by $K'_p = \mu_p \hat{C}_{ox}$



Enhancement PMOS Transistor

$I_D - V_{DS}$ (Output) Characteristics



Notes

- For $V_{GS} \geq V_{TP}$ or ($V_{SG} \leq |V_{TP}|$) the transistor is off.
- For more negative v_{GS} , drain current increases in magnitude.
- PMOS equations are the same as NMOS. However, we have to invert suffixes and use $|V_{TP}|$ instead of $|V_{TN}|$ as $|V_{TP}|$ is -ve. Also, K'_n is replaced by $K'_p = \mu_p \hat{C}_{ox}$




Outline

- 1 Enhancement NMOS Structure
- 2 Qualitative I/V C/Cs
- 3 I/V C/Cs
- 4 Depletion NMOS Transistor
- 5 Enhancement PMOS Transistor
- 6 CMOS

Complementary MOS (CMOS)

Structure




Notes

- The CMOS is consisted of NMOS and PMOS transistors.
- It is widely used in digital systems thanks to its low power dissipation

Complementary MOS (CMOS)

Structure




Notes

- The CMOS is consisted of NMOS and PMOS transistors.
- It is widely used in digital systems thanks to its low power dissipation

Complementary MOS (CMOS)

Structure



Notes

- The CMOS is consisted of NMOS and PMOS transistors.
- It is widely used in digital systems thanks to its low power dissipation